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Abstract
In this paper, we design a folded cascode operational
transconductance amplifier in a standard CMOS process,
which has a measured   DC gain, a 	
 band-
width and compatible input- and output voltage levels at a

power supply. This is done by a novel Current Driven
Bulk (CDB) technique, which reduces the MOST threshold
voltage by forcing a constant current though the transistor
bulk terminal. We also look at limitations and improve-
ments of this CDB technique.
1. Introduction
One of the most serious design constraints when mak-
ing integrated analogue circuits for systems with low sup-
ply voltages is the value of the MOS threshold voltage

. Several approaches to ultra low voltage supply cir-
cuit design have recently been described; eg. based on
charge pumps [1], bulk drive [2] or floating gates [3].
In this paper we shall design a standard topology folded
cascode Operational Transconductance Amplifier (OTA)
which work on a  power supply by using a technique
to lower the MOST threshold voltage.
2. Current driven bulk
The threshold voltage of a MOS transistor as a function
of the bulk-source voltage  is given by
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where
0ﬂﬁ
is the zero bias threshold voltage,
 
is the bulk
effect factor, ' ) is the Fermi potential. For p-channel
transistors, ' )/1 *32465  and
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*32,4 798

, typically.
By biasing

,;:
2

we can (numerically) decrease the
threshold voltage [4, 5].
To reduce the threshold voltage as much as possible,
we want the bulk bias
&
,,
&
as high as possible. This will,
however, forward bias the base-emitter diode of the asso-
ciated parasitic bipolar transistor (BJT) [6]. Now, this is
the idea of the new current driven bulk (CDB) circuits, see
figure 1: we force a current, <

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
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,
through the diode, where the D ’s are the two base-collector
current gains of the BJT and <>=	?K@ is the largest emitter
current we will allow. Simulations on the threshold volt-
age as a function of the bulk bias current can be found
in [7]. To keep the BJT current gains as low as possible,
the layout shown in figure 1C can be used: to keep the
substrate-collector gain ( DF  ) low, the bulk connection is
completely surrounded by the source junction; to keep the
drain-collector gain ( DFH ) low, a longer than minimum
MOS channel length should be used.
3. CDB unwanted effects
Current driving the bulk introduces a number of un-
wanted effects in the resulting device. One is the paral-
lel connection of the BJT emitter/collector with the MOS
source/drain; this lower the device output impedance. If
the BJT emitter current is much smaller than the MOS
source current, the effect is negligible. If not, to get a rea-
sonable output impedance, the BJT must be in the active
region.
The largest current available for discharging the bulk-
drain capacitance is <  ; likewise, the largest current
available for charging it is the source quiescent current di-
vided by the base emitter current gain: <  BCED F 
ﬃ
D
FH
ﬃ
LI
. This might cause slew-rate effects if the bulk-drain
voltage is changed. Together with the bulk transconduc-
tance and the base-emitter impedance, the drain-bulk ca-
pacitance also causes a low frequency pole-zero pair [7].
As both the slew-rate and the pole-zero pair are caused
by the drain-bulk current due to a non-constant bulk-
source voltage, both effects can be cancelled by placing
a decoupling capacitor between bulk and source. If the
source is at a constant potential, a cascode can be used
to keep the drain potential constant, thus eliminating the
current in the capacitor.
4. Ultra low voltage amplifier
Figure 2 shows our OTA. It is a standard folded cascode
transconductance amplifier with a CDB differential pair,
and a CDB output current mirror (for simplicity a straight-
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forward bias circuit is shown). Assuming a standard,
strong inversion design with
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, the range of the in-
put common-mode voltage would be *324s7 
:
¬

F,­
:
¬
2,4 

, which is not compatible with the output voltage
range 24s 
:
¬¥®O¯°

:
¬
2,4 ±

.
Reducing the threshold voltage of the differential pair
directly improves the common-mode input range. Also,
operating the input pair in sub-threshold reduces the gate-
source voltage, and improves the common-mode input
range. Assuming we can reduce the threshold voltage till
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 by current driving the bulk, we now get
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, and have a 2,4 ³  overlap in the
valid in- and output ranges. To get more voltage room for
the current mirror, we also current drive the bulk of the
transistors in this.
As the drains of all the current driven bulk transistors
are cascoded, we will not expect any parasitic poles from
the CDB technique. However, when a large common-
mode input signal change is applied, the bulk-drain volt-
age of the input pair will change, which might cause slew-
ing in this stage. We reduce this slewing effect by adding
a coupling capacitor ´9µ between the bulk and the source
of the pair.
An experimental amplifier has been fabricated in a
standard 24s7|¶· CMOS process. It has been designed
with a quite high total bias current, ³(2	¶¸ , such that it
can drive a 2	¹,º off-chip capacitive load while having
a


3 -range gain-bandwidth (a version for on-chip ap-
plications is straight-forward to do by transistor scaling).
The coupling capacitor ´ µ can be chosen to  2	¹,º or
2	¹,º . The nominal value of the bulk current is < 


2»,¸ , which (given a BJT current gain of about 100)
gives a  2¼ increase in differential pair quiescent cur-
rent. The strong inversion transistors have been designed
to operate with a  22	·  effective gate-source voltage.
Figure 3 shows the measured DC transfer function of
our amplifier for different common-mode input voltages,
using a  power supply. Figure 4 shows the DC trans-
fer function using a 2,4s57  power supply; this figure also
show the transfer function when no transistors are driven
with a bulk current. It is evident that our CDB technique
enables us to use this ultra low power supply. Figure 5
shows the DC gain as a function of the common-mode in-
put voltage. We see, that at a  power supply, we have
a 24
 
7

common-mode input range in which the ampli-
fier has at least a    , gain; and an overlap of about
24 ½
 in the input- and output voltage ranges. Figure 6
compares the measured and simulated AC characteristics
of the amplifier when loaded with 2	¹,º . Apart from a
slightly worse phase margin, measurements and simula-
tions agree very well. Quantitatively, the measurements
are the same for all common-mode input voltages; also
they are the same regardless of whether ´µ is present
z%p(q `cb(d9e9¦k/¨kG{¾v`zJ^%_f`jÀ¿0]^%_a`kmhov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Supply voltage  4 2  24 ±  2465 
Common-mode input range 2,4 2  – 24   7  24 2  – 24 ³  24 2  – 24 ½ 
High gain output range 24 ½(7  – 2465h7  2,4 (7  – 24s7  24s  – 24 ³ 
Output saturation limits 24  – 24 	 2,4  7  – 24   7  24  – 24  	
DC gain     –  9 ³   – 7½  ½(½  – ½  9
Gain-bandwidth 4 2§
3 2,4 ±9
3  4 ½§
3
Slew-rate 24s7  BJ¶Á 24 ³  BJ¶Á 24  BJ¶Á
Phase margin 7%5	Â 7h³Â ³%±9Â
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or not. The slew-rate is also virtually independent of the
presence of ´ µ , and the CDB induced slewing shows only
at a 2465
 power supply, which could be because the BJT
current gain is low. It has a gain-bandwidth of 	
 and
a phase margin of 7%5	Â . All respectable data for any 
amplifier.
5. Type II CDB circuit
As we have seen, there are two problems with the ba-
sic CDB MOST: the uncertainty of increase in quiescent
current because of the unknown BJT current gain, and
the trouble associated with the drain-bulk capacitance be-
cause of the very small current available to charge this.
In [7] we solved the first problem was using a feed-back
technique to measure the BJT current gain, and our mea-
surements show that adding cascodes and coupling capac-
itors can solve the other problem. At the expense of a
more complicated circuit, there is another way of solving
both problems, though. This, Type II CDB technique, can
be seen in figure 7. The idea is to add another collector to
the BJT, and then couple the BJT as a current mirror, feed-
ing this a current <Ë in replace for the bulk current <  .
Doing this, we will know approximately what the emit-
ter current is (see figure) and hence what the increase in
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quiescent current is. Also, this technique will give a cur-
rent <Ë for charging the drain-bulk capacitance; i.e. the
base-emitter current gain as much current as with the type
I CDB circuit. Adding another collector to the BJT re-
quires another MOST if the collectors are to match; also
this MOST must be biased as the primary MOST which
is most easily done using a current mirror as shown in the
figure. This MOST will introduce another parasitic BJT
as shown in the figure. Assuming all emitter-collector cur-
rent gains are approximately the same, this structure will
add about ³%<Ë to the MOST quiescent current. A cross
section of the Type II CDB MOST can be seen in figure 8.
6. Conclusions
In this paper, we implemented an ultra low supply volt-
age folded cascode OTA in a standard CMOS process.
At a  power supply, it has a 2,4 ½  overlap in the al-
lowed input common-mode range and the output voltage
range, a DC gain of  ( and a 
3 bandwidth. The
amplifier works with a power supply of less than 24 ± 
(with a somewhat degraded performance, though). This
design was made possible by a new technique to lower the
MOST threshold voltage, Current Driven Bulk, where we
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force a constant current out of the bulk terminal. Initially,
the drain-bulk capacitance gives these circuits poor high-
frequency performance, but its effect can be compensated
for using cascodes as experimentally verified – or by using
additional circuits in the CDB structure.
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